A processing method for alleviating Galvanic corrosion of PCB board

一种减轻pcb板的贾凡尼式腐蚀程度的处理方法

Abstract

The invention discloses a processing method for reducing a galvanic corrosion degree of a PCB board, comprising: analyzing and finding a network in which a galvanic corrosion effect is generated after designing a PCB board principle figure, and then increasing the area of an organic coating process OSP disk in the network. Because when the area proportion of an ENIG disk and the OSP disk in the same network is larger than 200, the galvanic corrosion effect is easy to generate, the invention uses a method of adding an OSP-processed device or an OSP-processed copper sheet in the network in which the galvanic corrosion effect is easy to generate so as to increase the area of the OSP disk, thereby effectively reducing the galvanic corrosion degree, improving the PCB yield, having simple operation without effecting other portions of the produced PCB.
本发明公开了一种减轻PCB板的贾凡尼式腐蚀程度的处理方法,包括:在PCB板原理图设计完成后,分析查找会发生贾凡尼腐蚀效应的网络,然后在该网络中增加有机涂覆工艺OSP盘的面积。由于同一网络中ENIG盘与OSP盘的面积比例大于200时PCB板就会容易出现贾凡尼式腐蚀现象,因而本发明采用在容易出现贾凡尼式腐蚀现象的网络中添加经OSP处理的器件或铜片的方法来增大OSP盘的面积,有效地减轻了贾凡尼式腐蚀程度,提高了PCB的成品率,且操作简单,不影响所生产的PCB的其他部分。

Claims

Description

Topics

Download Full PDF Version (Non-Commercial Use)

Patent Citations (3)

    Publication numberPublication dateAssigneeTitle
    CN-1582088-AFebruary 16, 2005华为技术有限公司Method and device for checking and comparing consistency of circuit schematic diagram and PCB wiring diagram
    CN-1988759-AJune 27, 2007武汉海博光技术有限公司Optic fiber network interlink layer EO-PCB plate and producing method
    US-6916995-B2July 12, 2005Broadcom CorporationOptimization of routing layers and board space requirements for ball grid array package implementations including single and multi-layer routing

NO-Patent Citations (1)

    Title
    JP特开2005-181218A 2005.07.07

Cited By (0)

    Publication numberPublication dateAssigneeTitle